IDS 11/30/04

OIPE

NOV 30 2004

PATENT & TRADEMARK OFFICE

Sheet 1 of 1

FORM PTO 1449 (*modified*)

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

LIST OF REFERENCES CITED BY APPLICANT(S)
(*Use several sheets if necessary*)

ATTY DOCKET NO.	SERIAL NO.
HYAE:120	09/868,048
APPLICANT	
Mana HAMADA et al.	
FILING DATE	GROUP
July 16, 2001	2183

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
W.	4,128,880	12/1978	Cray, Jr.	364	200	06/1976

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION NO	TRANSLATION YES

OTHER DOCUMENT(S) (*Including Author, Title, Date, Pertinent Pages, Etc.*)

R	T. Araki et al., "The Architecture of a Vector Digital Signal Processor for Video Coding," Digital Signal Processing 2, Estimation, VLSI. San Francisco, March 23, 1992, vol. 5 Conf. 17, pp. 681-684.
W	J. Hennessy et al., "Computer Architecture - A Quantative Approach," Morgan Kaufmann, XP002297069, 1990, pp. 251-252.
W	M. Toyokura et al., "A Video Digital Signal Processor with a Vector-Pipeline Architecture," IEEE International Solid-State Circuits Conference, New York, February 1992, XP000315769, ISSN: 0193-6530, Vol. 35, pp. 72-72, 248
W	K. Aono et al., "A Video Digital Signal Processor with a Vector-Pipeline Architecture," IEEE Journal of Solid-State Circuits, New York, December 1, 1992, XP000329041, ISSN: 0018-9200, Vol. 27, No. 12, pp. 1888-1894.

EXAMINER _____ DATE CONSIDERED 11/30/04

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.